Regviz

NXP Semiconductors /NeoM3 /CCAN /RXSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RXSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/NeoM3/CCAN/RXSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RS1)RS1 0 (RS2)RS2 0RESERVED0 (RB1)RB1 0 (RB2)RB2 0RESERVED0 (DOS1)DOS1 0 (DOS2)DOS2 0RESERVED

Description

CAN Central Receive Status Register

Fields

RS1

When 1, CAN1 is receiving a message (same as RS in CAN1GSR).
RS2

When 1, CAN2 is receiving a message (same as RS in CAN2GSR).
RESERVED

Reserved, the value read from a reserved bit is not defined.
RB1

When 1, a received message is available in the CAN1 controller (same as RBS in CAN1GSR).
RB2

When 1, a received message is available in the CAN2 controller (same as RBS in CAN2GSR).
RESERVED

Reserved, the value read from a reserved bit is not defined.
DOS1

When 1, a message was lost because the preceding message to CAN1 controller was not read out quickly enough (same as DOS in CAN1GSR).
DOS2

When 1, a message was lost because the preceding message to CAN2 controller was not read out quickly enough (same as DOS in CAN2GSR).
RESERVED

Reserved, the value read from a reserved bit is not defined.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data